

How to Build a Petabit-per-Second Optical Router

Rod Tucker

Centre for Ultra-Broadband Information Networks (CUBIN)


Department for Electrical and Electronic Engineering

University of Melbourne, Australia



Optical Network Evolution

Functionality
and Capacity




Largest commercial router: ~50 Tbit/s
<http://www.cisco.com/en/US/products/ps5842/index.html>

Power Consumption: ~1 MW
Footprint: ~100 m²


Can we do better with optics?




Why Petabit-per-Second Routers



Source: G. Epps, CISCO



Power Consumption in Electronic Routers



Source: G. Epps, Cisco




Router Architectures


Compare future capabilities:

- **Power**
- **Size**

Electrical




Optical



Methodology

"Making predictions is difficult....especially about the future." *Yogi Berra*

	Optics	Electronics
Buffers	<ul style="list-style-type: none"> ▪ Fiber, Slow Light, Planar WG's ▪ Fundamental limitations <ul style="list-style-type: none"> -Storage Density, Power/Energy ▪ Waveguide attenuation 	<ul style="list-style-type: none"> ▪ 20-nm CMOS (~ 2020) <p>International Technology Roadmap for Semiconductors</p> <p>http://public.itrs.net/</p>
Switch Fabric	<ul style="list-style-type: none"> ▪ SOA gate arrays ▪ AWG's and λ Converters (SOA) ▪ Performance projections <ul style="list-style-type: none"> - gain, size, attenuation ▪ Fundamental limitations <ul style="list-style-type: none"> - ASE, extinction ratio 	 <p>The diagram shows a yellow triangle representing a device. A horizontal line enters the left side of the triangle, labeled C_{device}. Another horizontal line exits the right side of the triangle, labeled C_{wire}.</p>

$$\text{Energy} = \frac{1}{2} C_{total} V^2$$

Loss Happens!


Loss → Energy



1 Pb/s Switch – “Traditional” Buffer Size



25,000 ports at 40 Gb/s, 250 ms buffering per port

EPS
CMOS
Buffers



Total buffer capacity 250 Tb
~ 10^4 RAM chips @ 3 GB/chip

OPS
Fibre
Delay Line
Buffers



Total fibre length = 1 Tm
Distance from the Sun to Saturn


Sun Earth

Saturn


Packet Switching with Reduced Buffering

Enachescu et al., *ACM/SIGCOMM July 2005*:

Buffer size can be reduced



5 μs buffering per port (200 kb/port)
~20 packets @ 40 Gb/s



Total fibre length = 30 Mm (~1 km/port)
~ Circumference of the Earth





Buffering with fiber delay lines is a challenge



Slow Light to the Rescue?

Photonic Crystal





Y. Xu et al., *QELS*, 2000

Electromagnetically-Induced Transparency in Semiconductor

Group Velocity

$$v_g = \frac{c}{n + \omega \frac{dn}{d\omega}}$$


Large



C.J Chang-Hasnain et al.,
Proc IEEE, 9, 2003



Car Analogy



Some Numbers

100 -Tb/s Optical Router
1 ms buffering per port
(100 Gb total)

Fiber

200 km/port, 0.5 Gm total


Storage Density:
1 bit / 5 mm



Slow Light Waveguide

Slow-down factor = 5×10^2
400 m/port, 1 Mm total

Storage Density:
1 bit / 10 μm



Ideal

Slow Light Waveguide


40 m/port, 100 km total

Storage Density:
 ~ 1 bit / μm

Wavelength

Size Matters

Ideal Slow Light Waveguide



1 bit

Minimum bit area $\sim 5\lambda^2$
($\lambda = \sim 1 \mu\text{m}$)



Storage
Density

150 Gbit/m²

per wavelength



Capacity

700 cm²


100 Gbit

17 m²

2.5 Tbit


Area {

CMOS (2018)



1 cell

80 nm



eDRAM cell area
80 nm x 80 nm



150 Tbit/m²




0.7 cm²

170 cm²


Loss Happens!



Fibre: ~0.2 dB/km




Planar WG: 0.1 dB/cm





200 m (200 packets) → 33,000 dB

20 m (20 packets) → 3,000 dB



Dispersion

Photonic Crystal





Y. Xu et al., *QELS*, 2000

Electromagnetically-Induced Transparency in Semiconductor

Group Velocity

$$v_g = \frac{c}{n + \omega \frac{dn}{d\omega}}$$


Changes across passband




C.J Chang-Hasnain et al.,
Proc IEEE, 9, 2003



Putting it All Together: Delay Line Buffer




Buffer Capacity



Methodology

	Optics	Electronics
Buffers	<ul style="list-style-type: none">▪ Fiber, Slow Light▪ Fundamental limitations<ul style="list-style-type: none">-Storage Density, Power/Energy▪ Waveguide attenuation	<ul style="list-style-type: none">▪ 20-nm CMOS (~ 2020) <p>International Technology Roadmap for Semiconductors</p> <p>http://public.itrs.net/</p>
Switch Fabric	<ul style="list-style-type: none">▪ SOA gate arrays▪ AWG's and λ Converters (SOA)▪ Performance projections<ul style="list-style-type: none">- gain, size▪ Fundamental limitations<ul style="list-style-type: none">- ASE, extinction ratio	<p>More conservative projections than for Optics</p>

Energy per Bit in Optical Switches



Energy per bit

↓ as N_λ and N_{bit} ↑

Losses

Large in SOA gate arrays

$$E_{bit} = \frac{E_{switch}}{N_\lambda N_{bit}} + (P_{in} - P_{out})_{bit} + E_{TWC} + E_{AMP}$$

Number of λ 's

Number of bits

Dominant terms in large fabrics

1 Pb/s Cross-Connect (40 Gb/s)



AWG-Based

8 pJ/bit

3-stage CLOS

CMOS

14 pJ/bit




SOA-Based

>20 pJ/bit

Building Block:
Benes Switch Array

Kalman et al., *PTL*, 4, 1992



$P_{sat} > 100 \text{ mW}$



Comparing Cross-Connects : 1-Pb/s Router





	Power Dissipation		Device Area (not including TWC's and interconnects)	
Switch Rate	40 Gbit/s	160 Gbit/s	40 Gbit/s	160 Gbit/s
SOA Gate Array	> 10 kW	> 20 kW	80 m ²	5 m ²
AWG-Based Switch	2.3 kW	4.6 kW	>1 m ²	<1 m ²
CMOS	4.6 kW	-	0.2 m ²	-

- AWG has the “edge (using OEO WC’s)
- Dominates over Buffer

CMOS has the “edge”



Buffer/Switch Combinations



1-Pb/s Router Power and Area

Buffer: 400 kb per port

			Buffer							
			Optical				Electronic			
			Buffer	Cross connect	Extra power	Total	Buffer	Cross Connect	Extra power	Total
Cross connect	Optical	Power	2 kW	2.3 kW	2.6 kW	6.9 kW	0.2 kW	2.3 kW	2.5 kW	5.0 kW
		Area	125 m ²	1 m ²	-	126 m ²	50 cm ²	1 m ²	-	1 m ²
	Electronic	Power	2 kW	4.6 kW	2.2 kW	8.8 kW	0.2 kW	4.6 kW	2.1 kW	6.9 kW
		Area	125 m ²	1 m ²	-	126 m ²	50 cm ²	1 m ²	-	1 m ²

Smallest area

Lowest Power

Conclusion:

There is no compelling case for all-optical routers



Conclusions

- **Petabit-per-second optical routers**
 - will become technically feasible
 - optoelectronic rather than all-optical
- **Power consumption is *the* central design issue in large routers**
 - forwarding, control, and security processing
 - buffers
 - switch fabric
 - interconnects

} **Energy per bit
is a key parameter**
- **Optical solutions require very low loss waveguides (< 0.1 dB/m)**
- **Is the “electronic bottleneck” a myth?**

